

## 30V N-Channel Enhancement Mode MOSFET

### DESCRIPTION

The up8726 is N channel enhancement mode power effect transistor which is produced using high cell density advanced trench technology. The high density process is especially able to minimize on-state resistance. These devices are especially suited for low voltage application power management DC-DC converters.



### FEATURE

30V/85A,  $R_{DS(ON)}=3.0m\Omega$  (typ.)@VGS= 10V  
30V/65A,  $R_{DS(ON)}=4.5m\Omega$  (typ.)@VGS= 4.5V  
Super high design for extremely low  $R_{DS(ON)}$   
Exceptional on-resistance and Maximum DC current capability  
Full RoHS compliance  
TO-252 package design  
100% UIS Tested  
100% Rg tested

### APPLICATIONS

Power Management  
DC/DC Converter  
Load Switch

### PIN CONFIGURATION





## PART NUMBER INFORMATION

<p>UP8726 <u>AA</u>-<u>BB</u><u>C</u></p>	<p>A= Package Code T: TO-252 BB=Handing Code TR: Tape&amp;Reel C=Lead Plating Code G: Green Product P: Pb free</p>
-------------------------------------------	--------------------------------------------------------------------------------------------------------------------------------------------

## ORDERING INFORMATION

Part Number	Package Code	Package	Shipping
UP8726AT-TRG	T	TO-252	2500EA/ T&R

- ※ Year Code : 0~9
- ※ Week Code : A~Z(1-26); a~z(27~52)
- ※ G : Green Product. This product is RoHS compliant.

## ABSOLUTE MAXIMUM RATINGS ( T<sub>A</sub> = 25°C Unless otherwise noted )

Symbol	Parameter	Max.	Units
V <sub>DS</sub>	Drain-to-Source Voltage	30	V
V <sub>GS</sub>	Gate-to-Source Voltage	± 20	
I <sub>D</sub> @ T <sub>A</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	18	A
I <sub>D</sub> @ T <sub>A</sub> = 70°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	14	
I <sub>D</sub> @ T <sub>C</sub> (Bottom) = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	85	
I <sub>D</sub> @ T <sub>C</sub> (Bottom) = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	39	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Package Limited)	42	
I <sub>DM</sub>	Pulsed Drain Current	160	
P <sub>D</sub> @ T <sub>A</sub> = 25°C	Power Dissipation	3.6	W
P <sub>D</sub> @ T <sub>C</sub> (Bottom) = 25°C	Power Dissipation	52	
	Linear Derating Factor	0.03	W/°C
T <sub>J</sub>	Operating Junction and	-55 to + 150	°C
T <sub>STG</sub>	Storage Temperature Range		

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress rating only and functional device operation is not implied



## ELECTRICAL CHARACTERISTICS (T<sub>A</sub>=25°C Unless otherwise noted)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
<b>Static Parameters</b>						
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> = 250uA	30			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> = 250uA	1.0		2.5	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±25V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =-24V, V <sub>GS</sub> =0			1	uA
		V <sub>DS</sub> =-24V, V <sub>GS</sub> =0 T <sub>J</sub> =85°C			30	
R <sub>DS(ON)</sub>	Drain-Source On-Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 20 A		3.0	4.5	mΩ
		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 15 A		4.5	6.8	
<b>Source-Drain Diode</b>						
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> = 40 A, V <sub>GS</sub> =0V		0.7	1.3	V
<b>Dynamic Parameters</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> = 15V V <sub>GS</sub> = 10V I <sub>D</sub> = 49 A		23		nC
Q <sub>gs</sub>	Gate-Source Charge			5		
Q <sub>gd</sub>	Gate-Drain Charge			3		
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 10V V <sub>GS</sub> =0V f=1MHz		1356		pF
C <sub>oss</sub>	Output Capacitance			55		
C <sub>rss</sub>	Reverse Transfer Capacitance			45		
T <sub>d(on)</sub>	Turn-On Time	V <sub>DS</sub> = 15V I <sub>D</sub> = 40A V <sub>GEN</sub> = 4.5V R <sub>G</sub> =1.8		8		nS
T <sub>r</sub>				9		
T <sub>d(off)</sub>	Turn-Off Time			32		
T <sub>f</sub>				6		

Note: 1. Pulse test: pulse width ≤ 300uS, duty cycle ≤ 2%

2. Static parameters are based on package level with recommended wire bonding



TYPICAL CHARACTERISTICS (25°C Unless Note)




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)



TYPICAL CHARACTERISTICS (cont inuous )




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Ca se (Note F)





Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)



## TO-252 Outline Package Dimension

0






## SOLDERING METHODS FOR UNIVERCHIP

Storage environment Temperature=10°C~35°C Humidity=65%±15%

Reflow soldering of surface mount device



Profile Feature	Sn-Pb Eutectic Assembly	Pb free Assembly
Average ramp-up rate ( $T_L$ to $T_P$ )	<3°C/sec	<3°C/sec
Preheat		
-Temperature Min ( $T_{Smin}$ )	100°C	150°C
-Temperature Max ( $T_{Smax}$ )	150°C	200°C
-Time (min to max) ( $t_s$ )	60~120 sec	60~180 sec
$T_{Smax}$ to $T_L$		
-Ramp-up Rate	<3°C/sec	<3°C/sec
Time maintained above		
-Temperature ( $T_L$ )	183°C	217°C
-Time ( $t_L$ )	60~150 sec	60~150 sec
Peak Temperature ( $T_P$ )	240°C+0/-5°C	260°C+0/-5°C
Time within 5°C of actual Peak Temperature ( $t_p$ )	10~30 sec	20~40 sec
Ramp-down Rate	<6°C/sec	<6°C/sec
Time 25°C to Peak Temperature	<6 minutes	<6 minutes



Flow (wave) soldering (solder dipping)

Product	Peak Temperature	Dipping Time
Pb device	245°C±5°C	5sec±1sec
Pb-Free device	260°C+0/-5°C	5sec±1sec



This integrated circuit can be damaged by ESD. Univer Chip Corporation recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedure can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.